

LM3433

Common Anode Capable High Brightness LED Driver with High Frequency Dimming

General Description

The LM3433 is an adaptive constant on-time DC/DC buck (step-down) constant current controller (a true current source). The LM3433 provides a constant current for illuminating high power LEDs. The output configuration allows the anodes of multiple LEDs to be tied directly to the ground referenced chassis for maximum heat sink efficacy. The high frequency capable architecture allows the use of small external passive components and no output capacitor while maintaining low LED ripple current. Two control inputs are used to modulate LED brightness. An analog current control input is provided so the LM3433 can be adjusted to compensate for LED manufacturing variations and/or color temperature correction. The other input is a logic level PWM control of LED current. The PWM functions by shorting out the LED with a parallel switch allowing high PWM dimming frequencies. High frequency PWM dimming allows digital color temperature control, interference blanking, field sequential illumination, and brightness control. Additional features include thermal shutdown, V_{CC} under-voltage lockout, and logic level shutdown mode. The LM3433 is available in a low profile LLP-24 package.


Features

- Operating input voltage range of -9V to -14V w.r.t. LED anode
- Control inputs are referenced to the LED anode
- Output current greater than 6A
- Greater than 30kHz PWM frequency capable
- Negative output voltage capability allows LED anode to be tied directly to chassis for maximum heat sink efficacy
- No output capacitor required
- Up to 1MHz switching frequency
- Low I_O, 1mA typical
- Soft start
- Adaptive programmable ON time allows for constant ripple current
- LLP-24 package


Applications

- LCD backlighting
- Projection systems
- Solid state lighting
- Automotive lighting

Typical Application Circuit



Connection Diagram



24-Lead LLP NS Package Number SQA24A

Ordering Information


Order Number	Spec.	Package Type	NSC Package Drawing	Supplied As
LM3433SQ	NOPB	LLP-24	SQA24A	1000 Units, Tape and Reel
LM3433SQX	NOPB	LLP-24	SQA24A	4500 Units, Tape and Reel

Pin Descriptions

Pin Name		Function		
1	T _{ON}	On-time programming pin. Tie an external resistor (R_{ON}) from T_{ON} to CSN, and a cap (C_{ON}) from T_{ON} to V_{EE} . This sets the nominal operating frequency when the LED is fu illuminated.		
2	ADJ	Analog LED current adjust. Tie to V _{IN} for fixed 60mV average current sense resistor voltage. Tie to an external reference to adjust the average current sense resistor voltage (programmed output current). Refer to the "V _{SENSE} vs. ADJ Voltage" graphs in the <i>Typical Performance Characteristics</i> section and the <i>Design Procedure</i> section of the datasheet.		
3	EN	Enable pin. Connect this pin to logic level HI or $V_{\rm IN}$ for normal operation. Connect this pin to CGND for low current shutdown. EN is internally tied to $V_{\rm IN}$ through a 100k resistor.		
4	DIM	Logic level input for LED PWM dimming. DIM is internally tied to CGND through a 100k resistor.		
5	V _{IN}	Logic power input: Connect to positive voltage between +3.0V and +5.8V w.r.t. CGND.		
6	CGND	Chassis ground connection.		
7	V _{EE}	Negative voltage power input: Connect to voltage between -14V to -9V w.r.t. CGND.		
8	COMP	Compensation pin. Connect a capacitor between this pin and V _{EE} .		
9	NC	No internal connection. Tie to V _{EE} or leave open.		
10	SS	Soft Start pin. Tie a capacitor from SS to V_{EE} to reduce input current ramp rate. Leave pin open if function is not used. The SS pin is pulled to V_{EE} when the device is not enabled.		
11	NC	No internal connection. Tie to V _{EE} or leave open.		
12	NC	No internal connection. Tie to V _{EE} or leave open.		
13	LS	Low side FET gate drive return pin.		
14	LO	Low side FET gate drive output. Low in shutdown.		

Pin	Name	Function		
15	V _{CC}	Low side FET gate drive power bypass connection and boost diode anode connection. Tie a $2.2\mu F$ capacitor between V_{CC} and V_{EE} .		
16	BST	High side "synchronous" FET drive bootstrap rail.		
17	НО	High side "synchronous" FET gate drive output. Pulled to HS in shutdown.		
18	HS	Switching node and high side "synchronous" FET gate drive return.		
19	DIMR	LED dimming FET gate drive return. Tie to LED cathode.		
20	DIMO	LED dimming FET gate drive output. DIMO is a driver that switches between DIMR and BST2.		
21	BST2	DIMO high side drive supply pin. Tie a 0.1µF between BST2 and CGND.		
22	NC	No internal connection. Tie to V _{EE} or leave open.		
23	CSN	Current sense amplifier inverting input. Connect to current sense resistor negative terminal.		
24	CSP	Current sense amplifier non-inverting input. Connect to current sense resistor positive terminal.		
EP	V _{EE}	Exposed Pad on the underside of the device. Connect this pad to a PC board plane connected to V _{EE} .		

Block Diagram



3

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \text{V}_{\text{IN}}, \, \text{EN}, \, \text{DIM}, \, \text{ADJ to CGND} & -0.3 \text{V to } +7 \text{V} \\ \text{COMP, SS to V}_{\text{EE}} & -0.3 \text{V to } +7 \text{V} \\ \text{BST to HS} & -0.3 \text{V to } +7 \text{V} \\ \text{V}_{\text{CC}} \, \text{to V}_{\text{EE}} & -0.3 \text{V to } +7.5 \text{V} \\ \text{CGND, DIMR, CSP, CSN,} \end{array}$

 $\begin{array}{lll} T_{\text{ON}} \text{ to V}_{\text{EE}} & -0.3 \text{V to } +16 \text{V} \\ \text{HS to V}_{\text{EE}} & \text{-0.3V to } +16 \text{V} \\ \text{LS to V}_{\text{EE}} & \text{-0.3V to } +0.3 \text{V} \\ \text{HO output} & \text{HS-0.3V to BST+0.3V} \\ \text{DIMO to DIMR} & \text{-0.3V to } +7 \text{V} \end{array}$

LO output LS-0.3V to V_{CC} +0.3V BST2 to V_{EE} -0.3V to 22.0V Maximum Junction 150°C

Temperature

Power Dissipation(Note 3) Internally Limited ESD Susceptibility

(Note 4)

Human Body Model 2kV Machine Model 200V Charge Device Model 1kV

Operating Conditions

Operating Junction

CSP, CSN Common Mode -6V to 0V

Range With Respect to CGND

Electrical Characteristics

Specifications in standard type face are for $T_J = 25^{\circ}\text{C}$ and those with **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^{\circ}\text{C}$ to +125°C). Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = +25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{FF} = -12.0\text{V}$ and $V_{IN} = +3.3\text{V}$ with respect to CGND.

Symbol	Parameter	Conditions	Min(Note 5)	Typ(Note 6)	Max(Note 5)	Units
SUPPLY CL	JRRENT					
I _{IN} V _{EE}	V _{EE} Quiescent Current	EN = CGND		3	19	μΑ
		EN = V _{IN} , Not Switching		1.0		mA
$I_{IN}V_{IN}$	V _{IN} Quiescent Current	EN = V _{IN} , Not Switching		300		
		EN = CGND		35	71	μA
OUTPUT CL	JRRENT CONTROL					
V _{CS}	Current sense target voltage; V _{CS} = V _{CSP} - V _{CSN}	$V_{ADJ} = V_{IN}$	57	60	63	mV
G _{ADJ}	I_{ADJ} Gain = $(V_{ADJ}$ -CGND)/ $(V_{CNP}$ - V_{CSN})	V _{IN} = 3.3V, V _{ADJ} = 0.5V or 1.5V w.r.t. CGND	15	16.67	18	V/V
I _{CSN}	Isense Input Current	V _{ADJ} = 1V w.r.t. CGND		-50		μΑ
		$V_{ADJ} = V_{IN}$		10		
I _{CSP} Ise	Isense Input Current	$V_{ADJ} = V_{IN}$		60		μΑ
		V _{ADJ} = 1V w.r.t. CGND		1		
Gm	CS to COMP Transconductance; Gm = I _{COMP} / (V _{CSP} - V _{CSN} - V _{ADJ} / 16.67)		0.6	1.3	2.2	mS
ON TIME CO	•				<u> </u>	
T _{ONTH}	On time threshold	$V_{T_{ON}}$ - V_{EE} at terminate ON time event	230	287	334	mV
GATE DRIV	E AND INTERNAL REGULATO	R				
V _{CCOUT}	V _{CC} output regulation w.r.t. V _{EE}	I _{CC} = 0mA to 20mA	6.3	6.75	7.1	V
V _{CCILIM}	V _{CC} current limit	$V_{CC} = V_{EE}$	33	53		mA
R _{OLH}	HO output low resistance	I = 50mA source		2		Ω
R _{OHH}	HO output high resistance	I = 50mA sink		3		
R _{OLL}	LO output low resistance	O output low resistance I = 50mA source 2				
R _{OHL}	LO output high resistance	I = 50mA sink		3		Ω

Symbol	Parameter	Conditions	Min(Note 5)	Typ(Note 6)	Max(Note 5)	Units
R _{OLP}	DIMO output low resistance	I = 5mA source		20		0
R _{OHP}	DIMO output high resistance	I = 5mA sink		30		Ω
UNCTIONA	AL CONTROL					
V _{INUVLO}	V _{IN} undervoltage lockout	With respect to CGND		1.4		V
V _{CCUVLO}	V _{CC} - V _{EE} undervoltage lockout	On Threshold	6.0	6.6	7.0	
	thresholds	Off threshold	4.9	5.4	5.8	V
V _{EN}	Enable threshold, with respect	Device on w.r.t. CGND			1.6	V
	to CGND	Device off w.r.t. CGND	0.6			V
R _{EN}	Enable pin pullup resistor			100		kΩ
V _{DIM}	DIM logic input threshold	DIM rising threshold w.r.t. CGND			1.6	V
		DIM falling threshold w.r.t. CGND	0.6			
R _{DIM}	DIM pin pulldown resistor			100		kΩ
ADJ	ADJ pin current		-1.0		1.0	μA
ss	SS pin source current			10		μA
R _{ss}	SS pin pulldown resistance	EN = CGND		1.0		kΩ
AC SPECIF	ICATIONS					
T _{DTD} LO and HO dead time		LO falling to HO rising dead time		26		
		HO falling to LO rising dead time		28		ns
Γ _{PDIM}	DIM to DIMO propagation	DIM rising to DIMO rising delay		68	124	
	delay	DIM falling to DIMO falling delay		58	160	ns
THERMAL S	SPECIFICATIONS					
T _{JLIM}	Junction temperature thermal limit			175		°C
Γ _{JLIM(hyst)}	Thermal limit hysteresis			20		°C
9 _{JA}	LLP-24 package thermal resistance	JEDEC 4 layer board		39		°C/W

Note 1: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: The HS pin can go to -6V with respect to V_{EE} for 30ns and +22V with respect to V_{EE} for 50ns without sustaining damage.

Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J(MAX)$, the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is calculated using: $P_D(MAX) = (T_{J(MAX)} - T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 175^{\circ}C$ (typ.) and disengages at $T_J = 155^{\circ}C$ (typ).


Note 4: Human Body Model, applicable std. JESD22-A114-C. Machine Model, applicable std. JESD22-A115-A. Field Induced Charge Device Model, applicable std. JESD22-C101-C.

Note 5: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).


Note 6: Typical numbers are at 25°C and represent the most likely norm.

Typical Performance Characteristics

Efficiency vs. LED Forward Voltage $(V_{CGND}-V_{EE}=9V)$




Efficiency vs. LED Forward Voltage $(V_{CGND}-V_{EE}=12V)$




30031522


Efficiency vs. LED Forward Voltage $(V_{CGND}-V_{EE}=14V)$




 V_{SENSE} vs. V_{ADJ} $(V_{\text{IN}} = 3.3V)$



30031518






30031524

V_{SENSE} vs. Temperature (ADJ = 1.0V) 61 60.8 60.6 60.4 VSENSE (mV) 60.2 60 59.8 59.6 59.4 59.2 59 -40 -20 0 20 40 60 80 AMBIENT TEMPERATURE (°C) 30031525

Startup Waveform



 I_{LED} = 6A nominal, V_{IN} = 3.3V, V_{EE} = -12V, V_{LED} = 3V, SS = open


Top trace: EN input, 2V/div, DC

Middle trace: $V_{\rm EE}$ input current, 2A/div, DC

Bottom trace: I_{LED} , 2A/div, DC


 $T = 100\mu s/div$

Average LED Current vs. DIM Duty Cycle (30kHz dimming, I_{LED} = 6A nominal)



30031520

Shutdown Waveform



 I_{LED} = 6A nominal, V_{IN} = 3.3V, V_{EE} = -12V, V_{LED} = 3V, SS = open


Top trace: EN input, 2V/div, DC

Middle trace: $V_{\rm EE}$ input current, 2A/div, DC

Bottom trace: I_{LED} , 2A/div, DC

 $T = 100\mu s/div$

30kHz PWM Dimming Waveform Showing Inductor Ripple Current



 $I_{LED} = 6A$ nominal, $V_{IN} = 3.3V$, $V_{EE} = -12V$

Top trace: DIM input, 2V/div, DC

Bottom trace: I_{LED} , 2A/div, DC

 $T = 10\mu s/div$

Operation

CURRENT REGULATOR OPERATION

The LM3433 is a controller for a Continuous Conduction Buck Converter. Because of its buck topology and operation in the continuous mode, the output current is very well controlled. It only varies within a switching frequency cycle by the inductor ripple current. This ripple current is normally set at 10% of the DC current. Setting the ripple current lower than 10% is a useful tradeoff of inductor size for less LED light output ripple. Additional circuitry can be added to achieve any LED light ripple desired.

The LED current is set by the voltage across a sense resistor. This sense voltage is nominally 60mV but can be programmed higher or lower by an external control voltage.

The running frequency of the converter is programmed by an external RC network in conjunction with the LED's forward voltage. The frequency is nominally set around 200kHz to 500khz. Fast PWM control is available by shorting the output of the current source by a MOSFET in parallel with the LED. During the LED OFF time the running frequency is determined by the RC network and the parasitic resistance of the output circuit including the DIM FET $\rm R_{DSON}.$

The LM3433 system has been evaluated to be a very accurate, high compliance current source. This is manifest in its high output impedance and accurate current control. The current is measured to vary less than 6mA out of 6A when transitioning from LED OFF (output shorted) to LED ON (output ~6V).

PROTECTION

The LM3433 has dedicated protection circuitry running during normal operation. The thermal shutdown circuitry turns off all power devices when the die temperature reaches excessive levels. The V_{CC} undervoltage lockout (UVLO) comparator protects the power devices during power supply startup and shutdown to prevent operation at voltages less than the minimum operating input voltage. The V_{CC} pin is short circuit protected to V_{EE} . The LM3433 also features a shutdown mode which decreases the supply current to approximately 35µA.

The ADJ, EN, and DIM pins are capable of sustaining up to \pm -2mA. If the voltages on these pins will exceed either V_{IN} or CGND by necessity or by a potential fault, an external resistor is recommended for protection. Size this resistor to limit pin current to under 2mA. A 10k resistor should be sufficient. This resistor may be used in any application for added protection without any impact on function or performance.

DESIGN PROCEDURE

This section presents guidelines for selecting external components.

SETTING LED CURRENT CONTROL

LM3433 uses average current mode control to regulate the current delivered to the LED (I_{LED}). An external current sense resistor (R_{SENSE}) in series with the LED is used to convert I_{LED} into a voltage that is sensed by the LM3433 at the CSP and CSN pins. CSP and CSN are the inputs to an error amplifier with a programmed input offset voltage (V_{SENSE}). V_{SENSE} is used to regulate I_{LED} based on the following equation:

 $I_{LED} = V_{SENSE}/R_{SENSE}$

FIXED LED CURRENT

The ADJ pin sets $V_{\rm SENSE}$. Tie ADJ to $V_{\rm IN}$ to use a fixed 60mV internal reference for $V_{\rm SENSE}$. Select $R_{\rm SENSE}$ to fix the LED current based on the following equation:

$$R_{SENSE} = 60 \text{mV/I}_{LED}$$

ADJUSTABLE LED CURRENT

When tied to an external voltage the ADJ pin sets $V_{\mbox{\footnotesize SENSE}}$ based on the following equation:

$$V_{SENSE} = (V_{ADJ} - V_{CGND})/16.667$$

When the reference on ADJ is adjustable, V_{SENSE} and I_{LED} can be adjusted within the linear range of the ADJ pin. This range has the following limitations:

$$0.3V < V_{ADJ} < (The greater of 1.5V or (V_{IN} - 1.9V))$$

When V_{ADJ} is less than this linear range the V_{SENSE} is guaranteed by design to be less than or equal to 0.3V/16.667. When V_{ADJ} is greater than this linear range and less than V_{IN} - 1V, V_{SENSE} is guaranteed by design to be less than or equal to $V_{ADJ}/16.667$. If V_{ADJ} is greater than V_{IN} - 1V, V_{SENSE} switches to 60mV.

INPUT CAPACITOR SELECTION

A low ESR ceramic capacitor is needed to bypass the MOSFETs. This capacitor is connected between the drain of the synchronous FET (CGND) and the source of the main switch (V $_{\rm EE}$). This capacitor prevents large voltage transients from appearing at the V $_{\rm EE}$ pin of the LM3433. Use a 22µF value minimum with X5R or X7R dielectric. In addition to the FET bypass capacitors, additional bypass capacitors should be placed near the V $_{\rm EE}$ and V $_{\rm IN}$ pins and should be returned to CGND.

The input capacitor must also be sized to handle the dimming frequency input ripple when the DIM function is used. This ripple may be as high as 85% of the nominal DC input current (at 50% duty cycle). When dimming this input capacitor should be selected to handle the input ripple current.

RECOMMENDED OPERATING FREQUENCY AND ON TIME "TIME $_{\mathrm{ON}}$ " CALCULATION

Although the switching frequency can be set over a wide range, the following equation describes the recommended frequency selection given inexpensive magnetic materials available today:

$$f = \frac{A}{\sqrt{I_{LED}}}$$
 (MHz)

In the above equation A=1.2 for powdered iron core inductors and A=0.9 or less for ferrite core inductors. This difference takes into account the fact that ferrite cores generally become more lossy at higher frequencies. Given the switching frequency f calculated above, $\mathsf{TIME}_{\mathsf{ON}}$ can be calculated. If $\mathsf{V}_{\mathsf{LED}}$ is the forward voltage drop of the LED that is being driven, $\mathsf{TIME}_{\mathsf{ON}}$ can be calculated with the following equation:

$$TIME_{ON} = \frac{V_{LED}}{f|V_{EF}|}$$

TIMING COMPONENTS (RON and CON)

Using the calculated value for TIME $_{
m ON}$, the timing components R $_{
m ON}$ and C $_{
m ON}$ can be selected. C $_{
m ON}$ should be large enough to dominate the parasitic capacitance of the T $_{
m ON}$ pin. A good C $_{
m ON}$ value for most applications is 1nF. Based on calculated TIME $_{
m ON}$, C $_{
m ON}$, and the nominal V $_{
m EE}$ and V $_{
m LED}$ voltages, R $_{
m ON}$ can be calculated based on the following equation:

$$R_{ON} = \frac{TIME_{ON}}{C_{ON}(0.3/(|V_{EE}|-V_{LED}))}$$

INDUCTOR SELECTION

The most critical inductor parameters are inductance, current rating, and DC resistance. To calculate the inductance, use the desired peak to peak LED ripple current (I_{RIPPLE}), R_{ON} , and C_{ON} . A reasonable value for I_{RIPPLE} is 10% of I_{LED} . The inductor value is calculated using the following equation:

$$L = \frac{0.3 \times R_{ON} \times C_{ON}}{I_{RIPPLE}}$$

For all V_{LED} and V_{EE} voltages, I_{RIPPLE} remains constant and is only dependent on the passive external components R_{ON}, C_{ON}, and L.

The I^2R loss caused by the DC resistance of the inductor is an important parameter affecting the efficiency. Lower DC resistance inductors are larger. A good tradeoff point between the efficiency and the core size is letting the inductor I^2R loss equal 1% to 2% of the output power. The inductor should have a current rating greater than the peak current for the application. The peak current is I_{I-RD} plus 1/2 I_{RIPPLE} .

POWER FET SELECTION

FETs should be chosen so that the I 2 R $_{DSON}$ loss is less than 1% of the total output power. Analysis shows best efficiency with around $8m\Omega$ of R $_{DSON}$ and 15nC of gate charge for a 6A application. All of the switching loss is in the main switch FET. An additional important parameter for the synchronous FET is reverse recovery charge (Q_{RR}). High Q_{RR} adversely affects the transient voltages seen by the IC. A low Q_{RR} FET should be used

DIM FET SELECTION

Choose a DIM FET with the lowest R_{DSON} for maximum efficieny and low input current draw during the DIM cycle. The output voltage during DIM will determine the switching frequency. A lower output voltage results in a lower switching frequency. If the lower frequency during DIM must be bound, choose a FET with a higher R_{DSON} to force the switching frequency higher during the DIM cycle.

BOOTSTRAP CAPACITORS

The LM3433 uses two bootstrap capacitors and a bypass capacitor on V_{CC} to generate the voltages needed to drive the external FETs. A 2.2µF ceramic capacitor or larger is recommended between the V_{CC} and LS pins. A 0.47µF is recommended between the HS and BST pins. A 0.1µF is recommended between BST2 and CGND.

SOFT-START CAPACITOR

The LM3433 integrates circuitry that, when used in conjunction with the SS pin, will slow the current ramp on start-up. The SS pin is used to tailor the soft-start for a specific application. A capacitor value of 0.1 μ F on the SS pin will yield a 12mS soft start time. For most applications soft start is not needed

ENABLE OPERATION

The EN pin of the LM3433 is designed so that it may be controlled using a 1.6V or higher logic signal. If the enable function is not used, the EN pin may be tied to V_{IN} or left open. This pin is pulled to V_{IN} internally through a 100k pull up resistor

PWM DIM OPERATION

The DIM pin of the LM3433 is designed so that it may be controlled using a 1.6V or higher logic signal. The PWM frequency easily accomodates more than 40kHz dimming and can be much faster if needed. If the PWM DIM pin is not used, tie it to CGND or leave it open. The DIM pin is tied to CGND internally through a 100k pull down resistor.

LAYOUT CONSIDERATIONS

The LM3433 is a high performance current driver so attention to layout details is critical to obtain maximum performance. The most important PCB board design consideration is minimizing the loop comprised by the main FET, synchronous FET, and their associated decoupling capacitor(s). Place the V_{CC} bypass capacitor as near as possible to the LM3433. Place the PWM dimming/shunt FET as close to the LED as possible. A ground plane should be used for power distribution to the power FETs. Use a star ground between the LM3433 circuitry, the synchronous FET, and the decoupling capacitor(s). The EP contact on the underside of the package must be connected to V_{FF} . The two lines connecting the sense resistor to CSN and CSP must be routed as a differential pair directly from the resistor. A Kelvin connection is recommended. It is good practice to route the DIMO/DIMR, HS/HO, and LO/LS lines as differential pairs. The most important PCB board design consideration is minimizing the loop comprised by the main FET, synchronous FET, and their associated decoupling capacitor(s). Optimally this loop should be orthogonal to the ground plane.

9

Application Information




FIGURE 1. 2A to 6A Output Application Circuit




FIGURE 2. 2A to 14A Output Application Circuit

Some Recommended Inductors (Others May Be Used)

Manufacturer	Inductor	Contact Information
Coilcraft	GA3252-AL and SER1360 series	www.coilcraft.com
		800-322-2645
Coiltronics	HCLP2 series	www.coiltronics.com
Pulse	PB2020 series	www.pulseeng.com


Some Recommended Input/Bypass Capacitors (Others May Be Used)

Manufacturer	Capacitor	Contact Information
Vishay Sprague	293D, 592D, and 595D series tantalum	www.vishay.com
		407-324-4140
Taiyo Yuden	High capacitance MLCC ceramic	www.t-yuden.com
		408-573-4150
Cornell Dubilier	ESRD seriec Polymer Aluminum Electrolytic	www.cde.com
Cornell Dublilei	SPV and AFK series V-chip series	www.cde.com
MuRata	High capacitance MLCC ceramic	www.murata.com

Some Recommended MOSFETs (Others May Be Used)

Manufacturer	Inductor	Contact Information	
Siliconix	Si7386DP (Main FET, DIM FET)	www.vishay.com/company/brands	
	Si7668ADP (Synchronous FET)	siliconix/	
ON Semiconductor	ON Semiconductor NTMFS4841NHT1G (Main FET, Synchronous FET, DIM		
	FET)		

Physical Dimensions inches (millimeters) unless otherwise noted



LLP-24 Pin Package (SQA)
For Ordering, Refer to Ordering Information Table
NS Package Number SQA24A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: new.feedback@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com